Welcome to WEB OPAC of MRSPTU Central Library

VHDL Design of IEEE - 754 Compatible 32-Bit Floating Point Arithmetic Unit

Gagandeep Singh, Supervisor: Savina Bansal

VHDL Design of IEEE - 754 Compatible 32-Bit Floating Point Arithmetic Unit - Department of ECE, MRSPTU, Bathinda 2009


Electronics & Communication Engineering

Website Designed and Developed by MRSPTU Central Library Team

E-mail Id: librarian@mrsptu.ac.in