Welcome to WEB OPAC of MRSPTU Central Library

VHDL Design of IEEE - 754 Compatible 32-Bit Floating Point Arithmetic Unit (Record no. 11084)

MARC details
000 -LEADER
fixed length control field 00561nam a22001697a 4500
003 - CONTROL NUMBER IDENTIFIER
control field OSt
005 - DATE AND TIME OF LATEST TRANSACTION
control field 20260306153942.0
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION
fixed length control field 260306b |||||||| |||| 00| 0 eng d
040 ## - CATALOGING SOURCE
Transcribing agency MRSPTU
041 ## - LANGUAGE CODE
Language code of text/sound track or separate title English
100 ## - MAIN ENTRY--PERSONAL NAME
Personal name Gagandeep Singh, Supervisor: Savina Bansal
245 ## - TITLE STATEMENT
Title VHDL Design of IEEE - 754 Compatible 32-Bit Floating Point Arithmetic Unit
260 ## - PUBLICATION, DISTRIBUTION, ETC.
Name of publisher, distributor, etc. Department of ECE, MRSPTU, Bathinda
Date of publication, distribution, etc. 2009
650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name entry element Electronics & Communication Engineering
856 ## - ELECTRONIC LOCATION AND ACCESS
Uniform Resource Identifier <a href="http://163.47.215.52:8080/jspui/handle/123456789/1154">http://163.47.215.52:8080/jspui/handle/123456789/1154</a>
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Source of classification or shelving scheme Dewey Decimal Classification
Koha item type Theses & Dissertations
Suppress in OPAC No
Holdings
Withdrawn status Lost status Source of classification or shelving scheme Damaged status Not for loan Home library Current library Date acquired Total checkouts Full call number Barcode Date last seen Price effective from Koha item type
    Dewey Decimal Classification     MRSPTU Central Library MRSPTU Central Library 03/06/2026   621.381 SI-V TH52 03/06/2026 03/06/2026 Theses & Dissertations

Website Designed and Developed by MRSPTU Central Library Team

E-mail Id: librarian@mrsptu.ac.in